Pipeline Hazards Resolution for a New Programmable Instruction Set RISC Processor
نویسندگان
چکیده
منابع مشابه
Trends in programmable instruction-set processor architectures
A computer is a system which processes data according to a specified algorithm. It contains one or more programmable (in the sense that the user can specify its operation) digital processors, also called central processing units (CPUs), memory for storing data and instructions, and input and output devices1. The science which researches the design of those systems is called computer architectur...
متن کاملArchitectural design of an RISC processor for programmable logic controllers
In this paper, an architecture of the RISC processor for pro-grammable logic controllers is proposed. Execution characteristics of relay ladder logic, the most common language of PLCs, are analyzed with various application programs. A conditional execution mechanism is developed to prevent pipeline hazards caused by the inherent execution behaviour of relay ladder logic. The instruction sets of...
متن کاملThe RISC - V Compressed Instruction Set Manual
Warning! This draft specification may change before being accepted as standard, so implementations made to this draft specification might not conform to the future standard.
متن کاملInstruction Set Extraction From Programmable
{Due to the demand for more design exibility and design reuse, ASIPs have emerged as a new important design style in the area of DSP systems. In order to obtain eecient hardware/software partition-ings within ASIP-based systems, the designer has to be supported by CAD tools that allow frequent re-mapping of algorithms onto variable programmable target structures. This leads to a new class of de...
متن کاملInstruction Set Extension Through Partial Customization Of Low-End Risc Processor
This paper covers the design technique of an enhanced Reduce Instruction Set Computer (RISC)-based processor core using application-specific instruction-set processor (ASIP) methodology. The processor core, called UTeMRISC03, is essentially a synthesizable processor written in Verilog HDL with a 16-bit data path and a 22-bit wide instruction. Using ASIP methodology, the processor architecture i...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Advanced Computer Science and Applications
سال: 2018
ISSN: 2156-5570,2158-107X
DOI: 10.14569/ijacsa.2018.091047